

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Swee Yew Choe
Assignee: Sun Microsystems, Inc.
Title: METHOD FOR CLOCK CONTROL OF HALF-RAIL
DIFFERENTIAL LOGIC
Serial No.: 09/927,566 Filed: August 9, 2001
Examiner: D. Chang Group Art Unit: 2819
Docket No.: P-6467

Monterey, CA
May 31, 2002

CLEAN COPY OF REPLACEMENT CLAIMS

Replace the pending set of claims in the above application with the following set of claims:

Please cancel Claims 1 to 4, without prejudice.

5. A method for creating a cascaded chain of clocked half-rail differential logic circuits, said method comprising:
providing a first supply voltage;
providing a second supply voltage;
providing a first clocked half-rail differential logic circuit, said first clocked half-rail differential logic circuit comprising:
a first clocked half-rail differential logic circuit out terminal;
a first clocked half-rail differential logic circuit out-not terminal;
a first transistor, said first transistor comprising a first transistor first flow electrode,

a first transistor second flow electrode and a first transistor control electrode, said first supply voltage being coupled to said first transistor first flow electrode;

a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said first transistor second flow electrode being coupled to said second transistor first flow electrode, said second transistor second flow electrode being coupled to said first clocked half-rail differential logic circuit out terminal;

a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said first transistor second flow electrode being coupled to said third transistor first flow electrode, said third transistor second flow electrode being coupled to said first clocked half-rail differential logic circuit out-not terminal;

a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said second transistor control electrode being coupled to said fourth transistor first flow electrode and said first clocked half-rail differential logic circuit out-not terminal, said third transistor control electrode being coupled to said fourth transistor second flow electrode and said first clocked half-rail differential logic circuit out terminal;

a logic block, said logic block comprising a logic block first input terminal, a logic block second input terminal, a logic block out terminal, a

logic block out-not terminal and a logic block fifth terminal, said logic block out terminal being coupled to said first clocked half-rail differential logic circuit out terminal, said logic block out-not terminal being coupled to said first clocked half-rail differential logic circuit out-not terminal;

a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said fifth transistor first flow electrode being coupled to said logic block fifth terminal, said fifth transistor second flow electrode being coupled to said second supply voltage;

coupling a first clock signal to said fifth transistor control electrode of said fifth transistor of said first clocked half-rail differential logic circuit;

coupling a first clock-not signal to said first transistor control electrode of said first transistor of said first clocked half-rail differential logic circuit and said fourth transistor control electrode of said fourth transistor of said first clocked half-rail differential logic circuit;

providing a second clocked half-rail differential logic circuit, said second clocked half-rail differential logic circuit comprising:

a second clocked half-rail differential logic circuit out terminal;

a second clocked half-rail differential logic circuit out-not terminal;

a first transistor, said first transistor comprising a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode, said first supply

voltage being coupled to said first transistor first flow electrode;

a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said first transistor second flow electrode being coupled to said second transistor first flow electrode, said second transistor second flow electrode being coupled to said second clocked half-rail differential logic circuit out terminal;

a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said first transistor second flow electrode being coupled to said third transistor first flow electrode, said third transistor second flow electrode being coupled to said second clocked half-rail differential logic circuit out-not terminal;

a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said second transistor control electrode being coupled to said fourth transistor first flow electrode and said second clocked half-rail differential logic circuit out-not terminal, said third transistor control electrode being coupled to said fourth transistor second flow electrode and said second clocked half-rail differential logic circuit out terminal;

a logic block, said logic block comprising a logic block first input terminal, a logic block second input terminal, a logic block out terminal, a logic block out-not terminal and a logic block fifth terminal, said logic block first input terminal

being coupled to said first clocked half-rail differential logic circuit out terminal, said logic block second input terminal being coupled to said first clocked half-rail differential logic circuit out-not terminal, said logic block out terminal being coupled to said second clocked half-rail differential logic circuit out terminal, said logic block out-not terminal being coupled to said second clocked half-rail differential logic circuit out-not terminal;

a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said fifth transistor first flow electrode being coupled to said logic block fifth terminal, said fifth transistor second flow electrode being coupled to said second supply voltage;

coupling a second clock signal to said fifth transistor control electrode of said fifth transistor of said second clocked half-rail differential logic circuit;

coupling a second clock-not signal to said first transistor control electrode of said first transistor of said second clocked half-rail differential logic circuit and said fourth transistor control electrode of said fourth transistor of said second clocked half-rail differential logic circuit;

delaying said second clock signal with respect to said first clock signal by a predetermined delay time; and

delaying said second clock-not signal with respect to said first clock-not signal by said predetermined delay time.

6. The method of Claim 5, further comprising:

providing a delay circuit;

coupling said delay circuit between said fifth transistor control electrode of said fifth transistor of said first clocked half-rail differential logic circuit and said fifth transistor control electrode of said fifth transistor of said second clocked half-rail differential logic circuit;

coupling said delay circuit between said first transistor control electrode of said first transistor of said first clocked half-rail differential logic circuit and said first transistor control electrode of said first transistor of said second clocked half-rail differential logic circuit;

coupling said delay circuit between said fourth transistor control electrode of said fourth transistor of said first clocked half-rail differential logic circuit and said fourth transistor control electrode of said fourth transistor of said second clocked half-rail differential logic circuit;

said delay circuit thereby providing said predetermined delay time.

7. The method of Claim 6, wherein;
said delay circuit comprises at least one inverter.

8. The method of Claim 6, wherein;
said delay circuit comprises at least two inverters.

9. The method of Claim 1, wherein;
said logic block of said first clocked half-rail differential logic circuit and said logic block

of said second clocked half-rail differential logic circuit comprise differential logic.

10. The method of Claim 1, wherein;
said logic block of said first clocked half-rail differential logic circuit and said logic block of said second clocked half-rail differential logic circuit comprise differential logic gates.

11. The method of Claim 1, wherein;
said logic block of said first clocked half-rail differential logic circuit and said logic block of said second clocked half-rail differential logic circuit comprise inverters.

12. The method of Claim 1, wherein;
said first supply voltage is Vdd and said second supply voltage is ground.

13. The method of Claim 12, wherein;
said first transistor, said second transistor and said third transistor of said first clocked half-rail differential logic circuit and said first transistor, said second transistor and said third transistor of said second clocked half-rail differential logic circuit are PFETs.


14. The method of Claim 13, wherein;
said fourth transistor and said fifth transistor of said first clocked half-rail differential logic circuit and said fourth

transistor and said fifth transistor of said second
clocked half-rail differential logic circuit are
NFETs.

Please cancel Claims 15 to 21, without prejudice.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is
being deposited with the United States Postal
Service with sufficient postage as first
class mail in an envelope addressed to:
Assistant Commissioner for Patents,
Washington, D. C. 20231, on May 31, 2002.



Attorney for Applicant(s)

May 31, 2002
Date of Signature

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Swee Yew Choe
Assignee: Sun Microsystems, Inc.
Title: METHOD FOR CLOCK CONTROL OF HALF-RAIL
DIFFERENTIAL LOGIC
Serial No.: 09/927,566 Filed: August 9, 2001
Examiner: D. Chang Group Art 2819
Unit:
Docket No.: P-6467

Monterey, CA
May 31, 2002

VERSION WITH MARKINGS TO SHOW CHANGES MADE

IN THE CLAIMS

Please cancel Claims 1 to 4, without prejudice.

5. A method for creating a cascaded chain of clocked half-rail differential logic circuits, said method comprising:
providing a first supply voltage;
providing a second supply voltage;
providing a first clocked half-rail differential logic circuit, said first clocked half-rail differential logic circuit comprising:

a first clocked half-rail differential logic circuit out terminal;

a first clocked half-rail differential logic circuit out-not terminal;

a first transistor, said first transistor comprising a first transistor first flow electrode, a

first transistor second flow electrode and a first transistor control electrode, said first supply voltage being coupled to said first transistor first flow electrode;

a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said first transistor second flow electrode being coupled to said second transistor first flow electrode, said second transistor second flow electrode being coupled to said first clocked half-rail differential logic circuit out terminal;

a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said first transistor second flow electrode being coupled to said third transistor first flow electrode, said third transistor second flow electrode being coupled to said first clocked half-rail differential logic circuit out-not terminal;

a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said second transistor control electrode being coupled to said fourth transistor first flow electrode and said first clocked half-rail differential logic circuit out-not terminal, said third transistor control electrode being coupled to said fourth transistor second flow electrode and said first clocked half-rail differential logic circuit out terminal;

a logic block, said logic block comprising a logic block first input terminal, a logic block second input terminal, a logic block out terminal, a

logic block out-not terminal and a logic block fifth terminal, said logic block out terminal being coupled to said first clocked half-rail differential logic circuit out terminal, said logic block out-not terminal being coupled to said first clocked half-rail differential logic circuit out-not terminal;

a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said fifth transistor first flow electrode being coupled to said logic block fifth terminal, said fifth transistor second flow electrode being coupled to said second supply voltage;

coupling a first clock signal to said fifth transistor control electrode of said fifth transistor of said first clocked half-rail differential logic circuit;

coupling a first clock-not signal to said first transistor control electrode of said first transistor of said first clocked half-rail differential logic circuit and said fourth transistor control electrode of said fourth transistor of said first clocked half-rail differential logic circuit;

providing a second clocked half-rail differential logic circuit, said second clocked half-rail differential logic circuit comprising:

a second clocked half-rail differential logic circuit out terminal;

a second clocked half-rail differential logic circuit out-not terminal;

a first transistor, said first transistor comprising a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode, said first supply

voltage being coupled to said first transistor first flow electrode;

a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said first transistor second flow electrode being coupled to said second transistor first flow electrode, said second transistor second flow electrode being coupled to said second clocked half-rail differential logic circuit out terminal;

a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said first transistor second flow electrode being coupled to said third transistor first flow electrode, said third transistor second flow electrode being coupled to said second clocked half-rail differential logic circuit out-not terminal;

a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said second transistor control electrode being coupled to said fourth transistor first flow electrode and said second clocked half-rail differential logic circuit out-not terminal, said third transistor control electrode being coupled to said fourth transistor second flow electrode and said second clocked half-rail differential logic circuit out terminal;

a logic block, said logic block comprising a logic block first input terminal, a logic block second input terminal, a logic block out terminal, a logic block out-not terminal and a logic block fifth terminal, said logic block first input terminal being

coupled to said first clocked half-rail differential logic circuit out terminal, said logic block second input terminal being coupled to said first clocked half-rail differential logic circuit out-not terminal, said logic block out terminal being coupled to said second clocked half-rail differential logic circuit out terminal, said logic block out-not terminal being coupled to said second clocked half-rail differential logic circuit out-not terminal;

a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said fifth transistor first flow electrode being coupled to said logic block fifth terminal, said fifth transistor second flow electrode being coupled to said second supply voltage;

coupling a second clock signal to said fifth transistor control electrode of said fifth transistor of said second clocked half-rail differential logic circuit;

coupling a second clock-not signal to said first transistor control electrode of said first transistor of said second clocked half-rail differential logic circuit and said fourth transistor control electrode of said fourth transistor of said second clocked half-rail differential logic circuit;

delaying said second clock signal with respect to said first clock signal by a predetermined delay time; and

delaying said second clock-not signal with respect to said first clock-not signal by said predetermined delay time.

6. The method of Claim 5, further comprising:
providing a delay circuit;

coupling said delay circuit between said fifth transistor control electrode of said fifth transistor of said first clocked half-rail differential logic circuit and said fifth transistor control electrode of said fifth transistor of said second clocked half-rail differential logic circuit;

coupling said delay circuit between said first transistor control electrode of said first transistor of said first clocked half-rail differential logic circuit and said first transistor control electrode of said first transistor of said second clocked half-rail differential logic circuit;

coupling said delay circuit between said fourth transistor control electrode of said fourth transistor of said first clocked half-rail differential logic circuit and said fourth transistor control electrode of said fourth transistor of said second clocked half-rail differential logic circuit;

said delay circuit thereby providing said predetermined delay time.

7. The method of Claim 6, wherein;
said delay circuit comprises at least one inverter.

8. The method of Claim 6, wherein;
said delay circuit comprises at least two inverters.

9. The method of Claim 1, wherein;
said logic block of said first clocked half-rail differential logic circuit and said logic block of said second clocked half-rail differential logic circuit comprise differential logic.

10. The method of Claim 1, wherein;
said logic block of said first clocked half-rail differential logic circuit and said logic block of said second clocked half-rail differential logic circuit comprise differential logic gates.

11. The method of Claim 1, wherein;
said logic block of said first clocked half-rail differential logic circuit and said logic block of said second clocked half-rail differential logic circuit comprise inverters.

12. The method of Claim 1, wherein;
said first supply voltage is Vdd and said second supply voltage is ground.

13. The method of Claim 12, wherein;
said first transistor, said second transistor and said third transistor of said first clocked half-rail differential logic circuit and said first transistor, said second transistor and said third transistor of said second clocked half-rail differential logic circuit are PFETs.

14. The method of Claim 13, wherein;
said fourth transistor and said fifth transistor of said first clocked half-rail differential logic circuit and said fourth transistor and said fifth transistor of said second clocked half-rail differential logic circuit are NFETs.

Please cancel Claims 15 to 21, without prejudice.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on May 31, 2002.



Attorney for Applicant(s)

May 31, 2002
Date of Signature